Skip to content

UART interrupt mode needs improvement for aarch64/xilinx-versal BSP

!47 (comment 106666) !47 (merged)